We are developing double silicon-on-insulator (DSOI) pixel sensors for various applications such as for high-energy experiments. The performance of DSOI devices has been evaluated including total ionization damage (TID) effect compensation in transistors using a test-element-group (TEG) up to 2 MGy and in integration-type sensors up to 100 kGy. In this article, successful TID compensation in a pixel-ASD-readout-circuit is shown up to 100 kGy for the application of DSOI to counting-type sensors. The cross-talk suppression in DSOI is being evaluated. These results encourage us that DSOI sensors are applicable to future high-energy experiments such as the BELLE-II experiment or the ILC experiment.
Introduction
Monolithic pixel devices utilizing a 0.2 µm fully depleted silicon-on-insulator (FD-SOI) technology have been intensively explored for various applications [1] [2] [3] . The main technological features in our development are use of "bonded"-wafers fabricated by "SmartCut TM " technology by SOITEC Co.
[4] and employment of commercially reliable 0.2-µm process by Lapis Semiconductor [5] . The monolithic feature is illustrated in Fig. 1 and technology characteristics of the Lapis SOI pixel process are summarized in Table 1 . Figure 1 : Schematics of SOI monolithic pixel device. Two silicon substrates with different resistivities are bonded interleaved with 200-nm thick buried oxide layer (BOX) with each resistivity optimized depending on the sensor part or circuit part. The pixel implantation is made after removing the top silicon and BOX layers. The transistors are inter-connected via aluminum metal placed on top (five metal layers are available). The detector bias is applied between the backplane and the front contact (bias ring). The Buried P-Well (BPW) can suppress the back-gate effect on the front transistor circuits. Double-SOI (DSOI) has been introduced as a solution to issues arising in application of SOI pixel sensors to high energy experiments. DSOI has an additional Si-layer (SOI2) in BOX, where the independent voltage can be applied. As the most main issue, the total ionization dose (TID) effects [6] are rather substantial in SOI since each SOI transistor is fully enclosed in oxide layers. With accumulating radiation, generated holes are trapped in BOX affecting the operation of SOI circuits [7] [8] [9] . The TID compensation in DSOI has been evaluated on transistor operation using test-element-group (TEG) chips up to 2 MGy and on integration-type sensors up to 100 kGy. These studies [10] [11] conclude that the TID effects in SOI devices can be di- minished sufficiently up to at least 100 kGy by compensation in DSOI, extending the radiation tolerance nearly two orders in the radiation dose. Recently we have shown the radiation tolerance can be improved further by adjusting the process parameters [12] . In this article, TID compensation in a DSOI pixel-ASD-readout-circuit is detailed, which is demonstrated successfully up to 100 kGy. The DSOI is also expected to be effective in suppression of cross-talk between sensor nodes and near-by SOI circuit, which is typical in devices with a thin BOX layer. The cross-talk suppression in DSOI is also being addressed.
TID Compensation in Pixel ASD-Readout
The previous studies shown in [11] demonstrated the TID compensation in overall functionality of an integration-type pixel sensor. In order to investigate further the detailed TID compensation, we evaluated TID compensation in a TEG device including amplifier-shaper-discriminator (ASD) readout circuit with the response from each stage monitored out. Such a device is for a counting-type detector applicable in high-energy experiments. The schematics of the TEG circuit is shown in Fig. 2 . The circuit is designed with a readout frequency less than 1 MHz and applicable to high-energy physics experiments such as BELLE-II and ILC.
The ASD-TEG chips were irradiated up to 100 kGy with 60 Co γ-rays at Takasaki Advanced Radiation Research Institute of JAEA. During the irradiation period of two days, all the chip terminals were grounded with irradiation made at room temperature. The samples were brought within four hours at room temperature, then kept at -20
• C in a refrigerator except during the measurement. At first, the functionality of each of the amplifier and the shaper, measured with respect to VREF, is shown in Fig. 6 and Fig. 7 . After the irradiation, the base-line of the output increased and exceeded beyond the dynamic range, disabling evaluation of the response curve at V SOI2 = 0 V. But similar to the case as reported in [11] , applying a proper V SOI2 can recover the lost functionality to VREF. Full recovery is not realized because a single common V SOI2 is employed in the TEG chip where various types of transistors are having different preferred V SOI2 s depending on transistor parameters. Although much better recovery should be possible by employing multiple V SOI2 s, we determine here first appropriate ranges of V SOI2 depending on the radiation dose to recover both the amplifier and shaper functionalities in wider dynamic range.
The ASD response to pulse-signal was evaluated by injecting step pulses into the TEG chip through a 1 pF capacitor. The response measured at pre-irradiation is shown in Fig. 8 . The shaper and the discriminator outputs have FWHM time-widths of less than 1 µsec with the appropriate IIN FB AMP(SHP). After 100 kGy radiation, the response was also obtained with the optimized V SOI2 = 12.2 V (Fig. 9) . For evaluatioing further dependence on the input current (IIN FB SHP), the FWHM timewidths of the output shaper signal are shown in Fig. 10 . Even after 100 kGy, we can maintain the original 1 µsec FWHM although a larger input current (IIN FB SHP) is required. The schematics of the amplifier in ASD-TEG. The amplifier is based on a common source circuit with Krummenacher-scheme feedback and noise-suppression [13] . The input signal is injected through AIN. VREF voltage determines the input and output offsets. VB CORE voltage generated from IIN CORE AMP adjusts the amplifier gain. VH FB and VL FB generated from IIN FB AMP determines the feedback current and adjusts the timewidth of the output signal. 
Sensor-Circuit Cross-Talk Suppression
Two TEGs named CAPTEG and XTALKTEG are being evaluated for verifying sensor-circuit cross-talk suppression in DSOI. The CAPTEG is designed for a direct measurement of capacitances between the sensor layer and the circuit layer. The design of the CAPTEG is shown in Fig. 11 with its cross section illustrated in Fig. 12 . In CAPTEG, there are capacitances of three sizes made between the BPW layer as sensing-part and the SOI1 layer as the circuit-part (see Fig. 12 ). The measured capacitance values are shown in Fig. 14 where different V SOI2 settings including floating are employed. The capacitance is reduced to about 50% in DSOI (floating) compared to single SOI because the SOI2 layer separates the BOX-SOI1 capacitor into two capacitors connected in serial. Fixing the SOI2 potential at lower voltages (GNDed, -1 V, ...) reduced the capacitance further. Precise modelling of this suppression mechanism requires further studies and more detailed evaluation of the phenomena.
For the case of XTALKTEG there are three capacitances arranged next to each other, where the SOI2 shielding effect of the cross-talk suppression can be evaluated taking into account of the finite resistance of the SOI2 layer. In Fig. 13 , the cross section of the XTALKTEG is shown. Because of the finite SOI2 resistance, the magnitude of cross-talk varies depending on distance between the readout position and the SOI2 connection. The cross-talk magnitude is defined as the ratio of the amplitude of the BPW layer output divided by that injected into the SOI1 layer. The input signal was 0.2 V sine-wave with various frequencies. The result is shown in Fig. 15 . The channel closer to the SOI2 connection has a better shielding performance as expected. The frequency dependence peaks at a certain frequency, and affects the sensor design in view of the cross-talk suppression. Therefore, although more detailed studies are needed, we can conclude that the suppression of the sensor-circuit crosstalk is effective in DSOI. Three blue boxes are capacitors made between the BPW layer and SOI1 layer with difference sizes, the largest one (CAP1) and second largest (CAP2) being three times and twice larger than the smallest one (CAP3). The size of CAP3 is 875 µm × 400 µm. 
Summary
We are developing double-SOI pixel sensors. Successful TID compensation in a pixel ASD readout circuit has been demonstrated for radiation dose up to 100 kGy. The shaper width of less than 1 µsec is maintained after 100 kGy. The discriminator also works properly after 100 kGy.
The cross-talk suppression in double-SOI is being evaluated. The double-SOI is effective in reduction of the capacitance between the sensor node and the circuit electronics. The capacitance is reduced in double-SOI at V SOI2 = -1 V to 40% compared to normal SOI. The cross-talk is substantially reduced if the distance from the SOI2 connection is shorter.
The obtained results further ensure that double-SOI sensors are applicable to future high-energy experiments such as at the BELLE-II experiment or at the ILC experiment.
